Skip to content

Commit 04af353

Browse files
committed
Add MIT license
1 parent 0243218 commit 04af353

File tree

1 file changed

+3
-1
lines changed

1 file changed

+3
-1
lines changed

index.md

Lines changed: 3 additions & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -2,7 +2,9 @@
22
layout: default
33
---
44

5-
The Verilog to Routing (VTR) project provides open-source CAD tools for FPGA architecture and CAD research.
5+
The Verilog to Routing (VTR) project provides open-source CAD tools for FPGA architecture and CAD research. This project, along with the benchmark suites, is released under the MIT license. This means that you are free to use, modify, and distribute the software and benchmark files, subject to the terms and conditions of the MIT license.
6+
7+
68

79
<figure style="float:right">
810
<img src='/img/vpr_placement.png' alt='VPR Placement' width="350px" />

0 commit comments

Comments
 (0)