Skip to content

Commit eae024d

Browse files
author
Alexander Soldatov
committed
[RISC-V] Missing defines in GC
1 parent 4e48d2d commit eae024d

File tree

3 files changed

+3
-3
lines changed

3 files changed

+3
-3
lines changed

src/coreclr/gc/env/gcenv.interlocked.inl

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -13,7 +13,7 @@
1313
#ifndef _MSC_VER
1414
__forceinline void Interlocked::InterlockedOperationBarrier()
1515
{
16-
#if defined(HOST_ARM64) || defined(HOST_LOONGARCH64)
16+
#if defined(HOST_ARM64) || defined(HOST_LOONGARCH64) || defined(HOST_RISCV64)
1717
// See PAL_InterlockedOperationBarrier() in the PAL
1818
__sync_synchronize();
1919
#endif

src/coreclr/gc/gc.cpp

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -26240,7 +26240,7 @@ void gc_heap::save_post_plug_info (uint8_t* last_pinned_plug, uint8_t* last_obje
2624026240
}
2624126241

2624226242
// enable on processors known to have a useful prefetch instruction
26243-
#if defined(TARGET_AMD64) || defined(TARGET_X86) || defined(TARGET_ARM64)
26243+
#if defined(TARGET_AMD64) || defined(TARGET_X86) || defined(TARGET_ARM64) || defined(TARGET_RISCV64)
2624426244
#define PREFETCH
2624526245
#endif
2624626246

src/coreclr/gc/unix/gcenv.unix.cpp

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -136,7 +136,7 @@ typedef cpuset_t cpu_set_t;
136136
#endif
137137
#endif // __APPLE__
138138

139-
#if defined(HOST_ARM) || defined(HOST_ARM64) || defined(HOST_LOONGARCH64)
139+
#if defined(HOST_ARM) || defined(HOST_ARM64) || defined(HOST_LOONGARCH64) || defined(HOST_RISCV64)
140140
#define SYSCONF_GET_NUMPROCS _SC_NPROCESSORS_CONF
141141
#else
142142
#define SYSCONF_GET_NUMPROCS _SC_NPROCESSORS_ONLN

0 commit comments

Comments
 (0)