Name		Name	Last commit message	Last commit date
Latest commit History 5 Commits
Constraint File		Constraint File
README.md		README.md
test_bench		test_bench
verilog_code		verilog_code

Repository files navigation

Design-and-Implementation-of-Braun-Multiplier-using-Verilog

Design and Implementation of Braun Multiplier using Verilog

Output :

FPGA Implementation:

• Input A=0011 & Input B=0011:

• Input A=0100 & Input B=0011:

• Input A=1100 & Input B=1011:

• Input A=0011 & Input B=0101:

About

Design and Implementation of Braun Multiplier using Verilog

Report repository

Releases

No releases published

Packages

No packages published