Assertion failed 'assignedInterval->isActive == false'

[BruceForstall]

win/arm64

Pipeline: runtime-coreclr jitstress-isas-arm
coreclr windows arm64 Checked jitstress_isas_nohwintrinsic @ Windows.11.Arm64.Open
Directed_3 Work Item

https://dev.azure.com/dnceng-public/public/_build/results?buildId=302647&view=ms.vss-test-web.build-test-results-tab&runId=6137478&paneView=debug&resultId=110091

set DOTNET_TieredCompilation=0
set DOTNET_EnableHWIntrinsic=0

21:11:55.978 Running test: JIT/Directed/StructABI/structreturn/structreturn.dll

Assert failure(PID 5716 [0x00001654], Thread: 2944 [0x0b80]): Assertion failed 'assignedInterval->isActive == false' in 'TestHFAandHVA:ReturnVectorInt2[float](System.Numerics.Vector`1[float],System.Numerics.Vector`1[float]):System.Numerics.Vector`1[int]' during 'Linear scan register alloc' (IL size 15; hash 0x71c6e7e1; FullOpts)

    File: D:\a\_work\1\s\src\coreclr\jit\lsra.cpp Line: 3304
    Image: C:\h\w\BF8C09A5\p\corerun.exe

Tagging subscribers to this area: @JulieLeeMSFT, @jakobbotsch
See info in area-owners.md if you want to be subscribed.

Issue Details

---

win/arm64

Pipeline: runtime-coreclr jitstress-isas-arm
coreclr windows arm64 Checked jitstress_isas_nohwintrinsic @ Windows.11.Arm64.Open
Directed_3 Work Item

https://dev.azure.com/dnceng-public/public/_build/results?buildId=302647&view=ms.vss-test-web.build-test-results-tab&runId=6137478&paneView=debug&resultId=110091

set DOTNET_TieredCompilation=0
set DOTNET_EnableHWIntrinsic=0

21:11:55.978 Running test: JIT/Directed/StructABI/structreturn/structreturn.dll

Assert failure(PID 5716 [0x00001654], Thread: 2944 [0x0b80]): Assertion failed 'assignedInterval->isActive == false' in 'TestHFAandHVA:ReturnVectorInt2[float](System.Numerics.Vector`1[float],System.Numerics.Vector`1[float]):System.Numerics.Vector`1[int]' during 'Linear scan register alloc' (IL size 15; hash 0x71c6e7e1; FullOpts)

    File: D:\a\_work\1\s\src\coreclr\jit\lsra.cpp Line: 3304
    Image: C:\h\w\BF8C09A5\p\corerun.exe

Author:	BruceForstall
Assignees:	kunalspathak
Labels:	arch-arm64, os-windows, JitStress, area-CodeGen-coreclr, blocking-clean-ci-optional
Milestone:	8.0.0

[BruceForstall]

Related? #87388

[kunalspathak]

The RegRecord in question is for register V1 of type TYP_LONG , which shows similar symptoms of #87515.

0:000> dx -r1 ((clrjit!RegRecord *)0x244602a7328)
((clrjit!RegRecord *)0x244602a7328)                 : 0x244602a7328 : [reg=REG_V1, type=TYP_FLOAT] [Type: RegRecord *]
    [<Raw View>]     [Type: RegRecord]
    [Assigned]       : 0x244602ab528 : [V26, #8, reg=REG_V1] [Type: Interval *]
    [Previous]       : 0x0 [Type: Interval *]