GitHub Info Me Digital Design Engineer, specializing in RTL design Part-time Master's student (10/2024-) Interests Hardware verification (SystemVerilog, UVM, VIP) Implementation methods of LLMs using FPGAs