Skip to content

[RISC-V] Implement On Stack Replacement #1

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Jump to bottom
Merged
merged 31 commits into from
Dec 7, 2023
Merged

[RISC-V] Implement On Stack Replacement #1

merged 31 commits into from
Dec 7, 2023

Conversation

@sirntar
Copy link
Owner

@sirntar sirntar commented Dec 7, 2023

No description provided.

sirntar added 30 commits November 28, 2023 14:21
@sirntar
[RISC-V] Set OSR root frames reg for large offset
2803037
@sirntar
[RISC-V] Enable OSR feature in cmake
4eaddc1
@sirntar
[RISC-V] Add config info about QuickJitForLoops
bff6fe5
@sirntar
[RISC-V] Add osr ifdef directives to codegencommon
43b5a49
@sirntar
[RISC-V] Redesign FuncletFrameInfoDsc for OSR
42c1b20
@sirntar
[RISC-V] Correct some assembly comments
c32d8a8
@sirntar
[RISC-V] Rebuild genFuncletProlog for OSR
fbd338a
@sirntar
[RISC-V] Add some documentation in coments
405bdab
@sirntar
[RISC-V] Fix potential issue for 0 calee-save regs
d2fb93b
@sirntar
[RISC-V] Rebuild OSR epilog
b799803
@sirntar
[RISC-V] Rebuild genCaptureFuncletPrologEpilogInfo for OSR
53a6dc1
@sirntar
[RISC-V] Add OSR support in genSetPSPSym
b306acb
@sirntar
[RISC-V] Cosmetic changes in genSetRegToConst
9ad6889
@sirntar
[RISC-V] Add coment to genCodeForCpObj
3ad737d
@sirntar
[RISC-V] Cleanup in genCodeForCompare for OSR
f05be9c
@sirntar
[RISC-V] Improve some SP/FP delta manimulations
1e13920
@sirntar
[RISC-V] Add OSR support to genSetGSSecurityCookie
058aadc
@sirntar
[RISC-V] Implement genPushCalleeSavedRegisters for OSR
4e0823e
@sirntar
[RISC-V] Implement genPopCalleeSavedRegisters for OSR
65324eb
@sirntar
[RISC-V] Update vars for OSR in Compiler
e2d6fd9
@sirntar
[RISC-V] Update gcInfoBlockHdrSave for OSR
05b50f2
@sirntar
[RISC-V] Enable TC_OnStackReplacement
cba3bf6
@sirntar
[RISC-V] Correct compiler OSR vars
9079076
@sirntar
[RISC-V] Fix codegen definition
a940ddd
@sirntar
[RISC-V] Correct spelling of SPtoCallerSPdelta
bf3dca9
@sirntar
[RISC-V] Add missing semicolon
1c002d4
@sirntar
[RISC-V] Fix IsOSR is not a pointer member
99a5d05
@sirntar
[RISC-V] Fix OSR errors
5423fa9
@sirntar
[RISC-V] A little correction and cleanup
1092662
@sirntar
[RISC-V] Add some docs and small optimization changes
d6d8f4c
@sirntar sirntar merged commit 71844c6 into riscv64-osr Dec 7, 2023
@sirntar sirntar deleted the rv64-osr branch December 7, 2023 13:35
@github-actions github-actions bot locked and limited conversation to collaborators Jan 7, 2024
Sign up for free to subscribe to this conversation on GitHub. Already have an account? Sign in.

Reviewers

No reviews

Assignees

No one assigned

Labels

None yet

Projects

None yet

Milestone

No milestone

Development

Successfully merging this pull request may close these issues.

2 participants

@sirntar